SpaceCube: A Reconfigurable Processing Platform for Space

by Gordon Seagrave

SpaceCube Chief Architect / Inventor

Gordon@gordonicus.com

Design Goals



Processing Architecture: SEU Immune and SEU Susceptible Areas



Reconfigurable (SEU Susceptible) Xilinx Nodes



The SpaceCube architecture is based around four PowerPC 405 microprocessors which are embedded into a reconfigurable FPGA fabric.

PPC405 Supported Operating Systems

- VxWORKS
- BlueCat Linux
- RTEMS

Mixed operating system scheme supported

SEU Immune Architecture

- Comprised of dual Aeroflex FPGAs.
- Operated by the Instantiated SpaceRISC 8 bit Microcontroller having an instruction set compatible with the PIC16F86
- Loads/re-configures the PowerPC code or Xilinx node fabric from redundant FLASH
- I2C inter-module communication controller via stacking connector



Processor Board Dataflow



Data Flow In



SpaceCube architecture uses a "shared via" approach which provides the same inputs to each of the SpaceCubes four processing nodes.

These nodes are physically separated to provide maximum protection from multi-bit single event upsets (SEUs).

Intra Node Communication



The Quads have high speed cross-channel links via reconfigurable fabric.

Data Validation : Quad redundancy mode



Bottom Xilinx

A small, radiation hardened, microcontroller provides the synchronization to allow for voting in this multiprocessor system when operating in the quadruple mode redundancy approach

Four independent parallel processing nodes

The PPCs may act as 4 unique engines performing 4 unique tasks where the outputs are not voted.



SEU Immune Functions

 Initialization and reconfiguration of the Xilinx processing nodes Data voting and validation Monitors, controls and communicates with PowerPCs, node logic and Xilinx self-scrubbing. Module communication via the stacking connector Monitoring of Xilinx Self-Scrubbing Routing Processed data Access to FLASH memory •System Debug Ports Intra Module Communication



RISC Microcontroller Housekeeping

The Xilinx FPGAs implement self-scrubbing, monitored by the RISC Microcontroller

SpaceCube Node Partial or Full Reconfiguration

A Singe Node can be reconfigured with
PPC Operating system
PPC application code or
Xilinx fabric reconfiguration

New sources are stored in FLASH and loaded via the RISC microcontroller

WITHOUT disruption to the other nodes

RISC Microcontroller Software Modification

After reset, ROM is loaded into RAM
Processor boots from top half of RAM
Software looks to FLASH for updates
Loads updates into bottom half of RAM
Processor jumps to bottom half of

•Processor jumps to bottom half of RAM

•New code patches can be received via uplink

New RISC Microcontroller software is loaded into a specific section of RAM

Stacking Connector Interface 4 x 4 inch Processor Board

STACKING CONNECTOR SIGNALS

- Slice to Slice communications are handled via a combination of configurable high and low speed serial links.
 - Redundant I2C Busses (400 Kb/S) provide for low speed command and telemetry functions
 - High Speed LVDM busses such as Ethernet or SpaceWire provide for high speed communications (125Mb/s – 250 Mb/s per bus)
- 8 high speed busses and two low speed busses on the stack.
- I2C Communication is from hard microcontroller to hard microcontroller for critical functions

Stacked Architecture Allows Endless Flexibility

•SpaceCube uses a stacked architecture composed of cards or "slices" connected via a connector running the length of the stack

•Slices can be made redundant and the stacking architecture allows any slice to communicate with any other slice – thus allowing card level redundancy.

•Custom Slices Stack onto the SpaceCube Processor and LVPS Slices

•Small card size (4x4 inches) means mass is minimal. (<2Kg for minimum configuration)

Stackable Architecture

Minimum Configuration = $4 \times 4 \times 3$ inches

- Scup
- LVPC

- SpaceCube uses a stacked architecture composed of cards or "slices" connected via a connector running the length of the stack
- Slices can be made redundant and the stacking architecture allows any slice to communicate with any other slice – thus allowing card level redundancy.
- Each slice has an individual enclosure which encloses it on 5 sides.
- Slices are stacked in whatever order desired and covered by a top plate.
- Up to two Power slices can be combined in a stack (one on the top, one on the bottom) to allow for a complete "warm back-up" system.

SpaceCube Packaging Processor Slice and CCA

PROCESSOR PWB EDU, 2098673

Secondary Side

•Designed per IPC-2222 and Fabricated per IPC-6012

•Multi-layer (18 layers) board material construction per IPC-4101

•PWB, 2098673, size 4.00W x 4.00L x .093T (inch) (Polyimide-glass laminate)

•Up to 2 oz top & bottom, and internal signal & ground planes utilized for thermal management of components.

•Maximum component heights: 0.79 inch (primary side), and 0.21 inch (secondary side)

•External interface thru two MIL-DTL-83518 (Micro-D) connectors

•The Processor board is supported by 2 stiffeners and 2 integral stand-offs.

SpaceCube Packaging Power Slice Assembly (contains DCC and LVPC Boards)

Power Slice Functions

- Redundant 1553
- 8 analog inputs
- 10 Mb Ethernet
- Redundant I2C for intra-module communication
- Power Supply Monitoring
- Power on/off functions
- Provides power to other modules
- 28 V power input

Power Slice DCC Level Block Diagram

STS125 Mission SpaceCube

Total Weight: 7.3 lbs Dimensions:5.58W x 7.03Lx4.60H(inch)

SLICE STACK UP

POWER 1 PROCESSOR 1 VIM PROCESSOR 2 POWER2

RNS SpaceCube Stacks

RNS SpaceCube Assembly

GUIUUIIICUS LLC

SpaceCube Software Loads for RNS

NFIR Algorithm Description

- Model effectively a wire frame delineating the coordinates of vehicle (HST) features expected to be 'readily recognizable' in the video images.
- 'Readily recognizable' implies detectable through use of an edge detection algorithm under the expected lighting conditions.
- NFIR uses the Pose, model points (3D), matched image points (2D) to estimate the motion between frames. This motion is applied to the Pose to obtain the estimated Pose.

Processor Slice Example (RNS) Data Flow Diagram

SpaceCube on Shuttle Mule

Implementation of Space Cube within a Rover

NASA Rover in Antarctica

Next Generation SpaceCube / Flight Processor

- •2 Xilinx Virtex 4 FX60 w/ 4 PPC405
- •Aeroflex RAD-HARD LEON_3 FT
- •12 GBytes FLASH
- •2 GBytes EDAC SDRAM (for LEON)
- •1553 A&B
- •256 Mbytes SDRAM / PPC
- •cPCI 32bit 33MHz
- •3U 4 in x 6 in

3U cPCI SpaceCube

SpaceCube High Speed Processors

4 x 450 MHz PowerPC[™] 405, 32-bit RISC processors:

2 x Xilinx XC4VFX60Redundant to handle SEFI32K bytes of secondary (L2) ondie cache

Common Processor Features:

700+ DMIPS RISC core32-bit Harvard architecture16 KB 2-way set-associative instruction and data caches

Auxiliary Processor Unit (APU) controller

1.2V core voltage

RECONFIGURABLE RESOURCES

2 x 56,880 logic cells 2 x 25,280 slices 2 x 4,176 Kb block RAM 232 18K block RAMs Example: Helion AES core 447 slices, 10 block RAM, 2548Mbps performance

DRAM

3Dplus stacked SDRAM 8 Gbit 75 MHz Each PPC processor has 2 Gbit dedicated.

SpaceCube Technical Information

ETHERNET CAPACITY

- 2 x 10-Base-T Ethernet Interfaces
 - Physical Interface is Hardened/Transformer coupled
 - IEEE 802.3 compatible
 - Ethernet MACS are built in to Virtex

DIGITAL SIGNAL PROCESSING

128 XtremeDSP Slices

18-bit by 18-bit, two's complement multiplier with full precision 36bit result, sign extended to 48 bits.

FLASH EPROM

256 Mbyte of Flash EPROM

application storage

Flash has separate power switching.

Allows Flash to be powered off when not in use.

BOOT PROM

- 32 Kbyte of Rad-Hard Boot PROM for SpaceRISC Microcontroller
- Utilized at startup/reconfiguration as a "Hard" source of code

SOFTWARE SUPPORT

Support for Linux, VxWorks WindRiver MontaVista, BlueCat GNU GCC Compiler

SpaceCube Technical Information

SERIAL INTERFACES

32 x LVDS serial pairs:

- Support DS Ethernet, SpaceWire, or custom interface.
- 16550 compatible UARTs Aeroflex LVDS drivers and Receivers RS422 can be substituted for LVDS if desired

STACKING CONNECTOR INTERFACE

122 pins ICI Solder-mount Stacking Connector
Design uses no backplane or motherboard.
Low speed internal bus – 400Kbps Redundant I2C
High speed LVDM bus – 8 Bidirectional Pairs

Power Pins 3.3V, 5V

RAD-HARD SCRUBBER

2 UT6325 RadHard Eclipse FPGAs 320,000 usable system gates Incorporates a SpaceRISC Microcontroller to monitor Xilinx Devices RadHard to 300K rad(Si)/sec

OTHER PERIPHERAL INTERFACES (Available through stacking connector by additional card slices)

Low Voltage Power Converter card slice

Provides low voltages from spacecraft bus voltage

1553 interface, transformers and signal drivers

Electrical and Environmental

ELECTRICAL SPECIFICATION

21V to 35V voltage input through optional low voltage power converter card slicePower Slice can provide:

+5V@ 2 Amps

+3.3V@ 6 Amps

+2.5V@ 4 Amps

all voltages are tolerant to +10% / -10%

SAFETY

SDRAM power is switched separately to handle any potential latchup conditions.

Xilinx V4 FX60 (X 4)

TID 250 krad (Si)

SEL 100 LET(MeV-cm2/mg)

SEFI 1.5 E-6 Upsets / device / day

ENVIRONMENTAL SPECIFICATION

-20°C to +55°C (operating Baseplate temperature)
-40°C to +85°C (storage baseplate temperature)
10% to 90% Relative Humidity, non-condensing (storage)

MECHANICAL SPECIFICATION

4 inches x 4 inches (PCB) Box slice 4.25 inches x 4.25 inches x 1.25 inches/slice single board, double sided I/O connectors: 122 pin, Stacking 2 x 51 pin MDM LVDS/Debug (Processor) 1x 37 pin MDM 422/Debug

(Power)

Processor Board Functional Diagram

Gordonicus LLC 11/27/2006